A pattern recognition mezzanine based on associative memory and FPGA technology for L1 track triggering at HL-LHC